Volume 5, Issue 2, April 2016, Page: 8-18
Design Flow Allowing the Effective Use of Non-scan and Scan-Based Tests
Rimantas Seinauskas, Software Department, Informatic Faculty, Kaunas University of Technology, Kaunas, Lithuania
Received: Aug. 15, 2016;       Accepted: Aug. 23, 2016;       Published: Sep. 9, 2016
DOI: 10.11648/j.cssp.20160502.11      View  3347      Downloads  101
Abstract
At speed delay testing is important for embedded systems. Attempts to solve the problems of delay testing only with non-scan or scan-based tests are unsuccessful. There is no need to oppose these tests, but it is necessary to use both taking full advantage of their opportunities. Design flow and the ability to use non-scan and scan-based ATPG, functional test and fault simulation is presented. The goal is to detect as many faults with non-scan at-speed test. The remaining faults are detected with a scan-based test. As a result, there are less of undetected faults and the length of the scan-based test is reduced. The proposed approach provides more flexibility for test generation. Design flow forced the development of new methods for speeding up fault simulation and for more efficient generation of input patterns. Experimental results demonstrate the possibilities of approach.
Keywords
Non-scan Test, Scan-Based Test, Functional Test, Design Flow
To cite this article
Rimantas Seinauskas, Design Flow Allowing the Effective Use of Non-scan and Scan-Based Tests, Science Journal of Circuits, Systems and Signal Processing. Vol. 5, No. 2, 2016, pp. 8-18. doi: 10.11648/j.cssp.20160502.11
Copyright
Copyright © 2016 Authors retain the copyright of this article.
This article is an open access article distributed under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Reference
[1]
Crouch A. L, Potter J. D. (2016) “Invited - A box of dots: using scan-based path delay test for timing verification”. In Proceedings of the 53rd Annual Design Automation Conference (DAC'16). ACM, New York, NY, USA, Article 174, 6 pages. DOI: 10.1145/2897937.2905001.
[2]
Zhang G. L, Li B, Schlichtmann U. (2016). “EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers”. In Proceedings of the 53rd Annual Design Automation Conference (DAC'16). ACM, New York, NY, USA, Article 60, 6 pages. DOI: 10.1145/2897937.2898017.
[3]
Niermann T, and J. H. Patel J. H. (1991) “HITEC: a test generation package for sequential circuits”. DATE, pp. 214-218.
[4]
Hsiao M. S, Rudnick E. M and Patel J. H. (1997) “Sequential circuit test generation using dynamic state traversal”. DATE, pp. 22-28.
[5]
Lin X, Pomeranz I and Reddy S. M. (1998) “MIX: a test generation system for synchronous sequential circuits”. VLSI Design Conf, pp. 456-463. DOI: 10.1109/ICVD.1998.646649.
[6]
Giani A, Sheng S, Hsiao M. S, and Agrawal V. (2001) “Efficient spectral techniques for sequential ATPG”. DATE, pp. 204-208. DOI: 10.1109/DATE.2001.915025.
[7]
Mainak B, Rahagude N, and Hsiao M. S. (2011) "Design-for-test methodology for non-scan at-speed testing". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011. IEEE, DOI: 10.1109/DATE.2011.5763041.
[8]
Bareisa E, Jusas V, Motiejunas K, Seinauskas R. (2013) “Delay fault testing using partial multiple scan chains”. Microelectronics reliability, Vol. 53, iss. 12. pp. 2070-2077. DOI: 10.1016/j.microrel.2013.07.002.
[9]
Hashempour H, Meyer F. J and Lombardi F. (2002) “Test time reduction in a manufacturing environment by combining BIST and ATE”. Defect and Fault Tolerance in VLSI Systems, pp 186-194. DOI: 10.1109/DFTVS.2002.1173515.
[10]
Chen M and Mishra P. (2010) “Functional Test Generation Using Efficient Property Clustering and Learning Techniques”. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 29, no. 3, pp. 396-404. DOI: 10.1109/TCAD.2010.2041846.
[11]
Levendel Y. H and Menon P. R.(1982) “Test generation algorithms for computer hardware description languages”, IEEE Trans. Comput., vol. 31, pp. 557-588. DOI: 10.1109/TC.1982.1676054.
[12]
Mishra P, Dutt N. D. (2005) “Functional Coverage Driven Test Generation for Validation of Pipelined Processors”. In Proc. Design Automation and Testing in Europe, pp. 678-683, DOI: 10.1109/DATE.2005.162.
[13]
Frühwirth T, (1998) “Theory and practice of constraint handling rules”, “The Journal of Logic Programming” Volume 37, Issues 1–3, pp. 95–138.
[14]
Moskewicz M. W, Madigan C. F, Zhao Y, Zhang L, Malik S. (2001) “Chaff: Engineering an Efficient SAT Solver”. In Proceeding of the 38th Design Automation Conference, pp. 530-535 DOI: 10.1109/DAC.2001.
[15]
Bareisa E, Jusas V, Motiejunas K, Seinauskas R. (2013) “Functional delay test generation approach using a software prototype of the circuit”. Computer Science and Information Systems, Vol. 10, iss. 3. p. 1165-1184.
[16]
Wang L. T, Chang Y. W, and Cheng K. T. (2009) “Electronic Design Automation: Synthesis, Verification, and Test (Systems on Silicon)”. Morgan Kaufmann, p. 933.
[17]
Parreira A, Teixeira J. P, and Santos M. (2003) “A novel approach to FPGA based hardware fault modeling and simulation”. In Proc. 6th IEEE Int. Workshop Des. Diagnostics Electron. Circuits Syst., pp. 17–24, DOI: 10.1.1.1.3581.
[18]
Ravikumar C. P, Jain V, Dod A. (1997) “Faster Fault Simulation through Distributed Computing”. International Conference on VLSI Design, pp. 482-487. DOI: 10.1109/ICVD.1997.568181.
[19]
Lee H. K, Ha D. S. (1996) “HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits”. lEEE Transactions on computer-aided design of integrated circuits and systems, Vol. 15, No. 9, pp. 1048-1058. DOI: 10.1109/43.536711.
[20]
Niermann T. M, Cheng W. T, Patel J. H. (1992) “PROOFS: A Fast, Memory-Efficient Sequential Circuit Fault Simulator”. lEEE Transactions on computer-aided design of integrated circuits and systems, Vol. 11, No. 2, pp. 198-207. DOI: 10.1109/DAC.1990.114913.
[21]
Seinauskas, R., Seinauskas, V. (2013). “Examination of the possibilities for integrated testing of embedded systems”. American Journal of Embedded Systems and Applications, Vol. 1, No. 1, pp. 1-12.
[22]
Corno, F., Reorda, M. S., & Squillero, G. (2000). “RT-level ITC'99 benchmarks and first ATPG results”. IEEE Design & Test of computers, (3), 44-53.
Browse journals by subject